The dual supply voltage (dual-V DD ) scheme reduces the active power consumption without performance degradation by using two power supply rails. However, an increase in the delay due to the scaled-down supply voltage has made assigning the lower supply voltage (V DDL ) more difficult in the conventional dual-V DD scheme. We propose a technique for the dual-V DD scheme employing the Active Body-biasing Control (ABC) on PD-SOI, which increases the number of V DDL -cells owing to lowered threshold voltage. Simulation results have shown our approach effectively reduces the power consumption even at low voltage operation.
Introduction
A drastically increased power consumption in LSIs in accordance with aggressively scaled-down CMOS technologies is becoming one of the most critical design issues especially for battery-operated devices due to severe power constraints. Lowering the supply voltage (V DD ) has been an effective approach in order to pursue low power operation since the dynamic power consumption drops in proportion to the square of V DD . The lowered supply voltage also reduces the leakage power consumption derived from the sub-threshold and gate leakage current during the standby mode. The dual-V DD scheme [1] , providing the normal supply voltage (V DDH ) for the gates on critical paths and the lower supply voltage (V DDL ) for others, allows low power operation without performance degradation. Simply scaling the supply voltage down to sub-1V, however, degrades the gate delay exponentially, which results in the difficulty in assigning the lower supply voltage. Hence, the conventional dual-V DD scheme becomes less effective at low voltage operation. Then, we address a novel low power technique for dual-V DD employing Active Bodybiasing Control (ABC) on PD-SOI, which aims at allocating the V DDL adequately even at low voltage operation.
Adapting PD-SOI to dual-V DD scheme
The main difference of a layout style in the dual-V DD scheme between the bulk and PD-SOI process is a freedom of cell placement as shown in Fig. 1 . For applying the dual-V DD with the bulk process, designers need to separate cells in V DDH and V DDL rows. This is because the n-well which corresponds to the body of pMOS should be isolated between V DDH -cells and V DDL -cells, which causes quite a large area penalty. Hence, only the cells provided the same supply voltage can be placed in a row as shown in Fig. 1 (a) , since standard cells have a power supply rail, either V DDH or V DDL , and a ground rail. In this layout approach, wire lengths between V DDH -cells and V DDL -cells tend to be long. In addition, the freedom of cell placement is suppressed due to this constraint compared to the layout style with the single supply voltage.
On the other hand, the PD-SOI process, the body of which is separated by trench isolation [2] , allows the almost same layout style with the single supply voltage [3] . In Fig. 1 (b) , each cell has two supply voltage rails. Both V DDH -cells and V DDL -cells are placed in a row without any space between cells, which is different from the layout style with the bulk process. Namely, the advantage of employing PD-SOI for dual-V DD scheme is an enhanced freedom of cell placement compared to the bulk process. We regard this dual-V DD scheme with PD-SOI process [3] as a conventional approach, and aim for the power saving effect even at low voltage operation.
Dynamic threshold voltage control
In this section, we propose a novel low power technique by using the dynamic threshold voltage (V th ) control with Active Body-biasing Control (ABC), which is effective even at low supply voltage scaled down to sub-1V. First we describe a way of bias control, and then show a bias control circuit in detail.
Our concept includes the following three points:
i) Increase in the number of V DDL -cells.
ii) Leakage power reduction by the reverse body-bias.
iii) Using only two supply voltages (V DDH , V DDL ) for the body-bias control.
In the dual-V DD scheme, the power saving effect which is actually dependent upon a trade-off between the value of V DDL and the number of V DDL -cells reportedly becomes the maximum when V DDL = 0.6 ∼ 0.7 V DDH [4] . Under this condition, we aim at assigning a larger number of V DDL -cells owing to the lowered threshold voltage by the active body-bias. We show a bias control circuit in Fig. 2 . In the active mode (EN = 1), all transistors in logic circuits are provided the forward body-bias. The body voltages of nMOSs are set to V DDL , and those of pMOSs in V DDH -cells and V DDL -cells are tied to V DDL and the ground, respectively. Thus, the forward body-bias of "V DDL " is assigned to all nMOSs and pMOSs in V DDL -cells, and that of "V DDH − V DDL " is provided to pMOSs in V DDH -cells. As a result,
Fig. 2. Dynamic threshold voltage control in the dual-
V DD scheme a critical path delay can be shortened in comparison with the conventional V th -fixed approach [3] . Hence, the number of V DDL -cells increases as long as the timing constraint for the single supply voltage is satisfied, which therefore reduces the power consumption. In addition, in the standby mode (EN = 0), the body voltages of nMOSs and pMOSs are set to the ground and V DDH , respectively. Thus, the reverse body-bias of "V DDH − V DDL " is provided to pMOSs in V DDL -cells, while all nMOSs and pMOSs in V DDH -cells are in zero body-bias condition. The higher threshold voltage of pMOSs in V DDL -cells contributes to leakage power reduction. Moreover, our approach also has an advantage of making use of two power supply rails in the bias control circuit. In general, the bias control circuit requires additional supply voltages for nMOSs and pMOSs. Thus, the total number of supply voltages becomes three or four, in the case of the single supply voltage or the dual-V DD scheme. Then, our approach employs only two supply voltages (V DDH , V DDL ) for body-bias control, which saves power resources.
Circuit simulation and results
In order to examine our proposed approach, first, we have designed the cell layout including the body-bias control lines with two supply voltages (V DDH , V DDL ). Each cell has two supply voltages (V DDH , V DDL ) and three body-bias control lines for nMOS and pMOS (V NB , V PBH , V PBL ) as shown in Fig. 2 . Thus, an area overhead of our approach derived from the ratio of cell heights relative to the single supply voltage and the conventional dual-V DD is 44% and 18%, respectively. The proposed cell height is higher than the others due to multiple power rails. Most of area overhead depends on the ratio of cell heights. Although we have designed the cell layout using up to the metal2 layer, it would be effective for cell area reduction that we take account of multiple metal layers for power rails.
Next, we have applied our proposed approach to MCNC benchmark circuits [5] with 0.18 µm PD-SOI technology. Then, we have performed HSPICE simulation with the RC parameters extracted from the layout. Here, the supply voltages have been set to V DDH = 0.8 V, and V DDL = 0.5 V. In order to avoid exponentially increase in PN current from the body of MOSFET to the source/drain, we have determined V DDL = 0.5 V directly connected to the body. The value of V DDH has been decided based on the relationship that V DDL = 0.6 ∼ 0.7 V DDH for the minimum power consumption [4] . For these supply voltages, the conditions of forward or reverse body-bias are concretely shown in Fig. 2 . In the active mode, all nMOSs and pMOSs in V DDL -cells are provided the forward body-bias of 0.5 V, and pMOSs in V DDH -cells are assigned that of 0.3 V. Then, in the standby mode, pMOSs in V DDL -cells are provided the reverse body-bias of 0.3 V, while others are in zero body-bias condition. The threshold voltages with MOSFETs are set to V th-n = 0.34 V, V th-p = −0.42 V at zero body-bias state. We have decided the transistor size in the bias control circuit to the followings that W n = 1.5 µm for nMOSs, and W p = 3.9 or 1.9 µm for pMOSs propagating V DDL and V DDH , respectively. We have evaluated the ratio of V DDL -cells, delay, and power consumption.
Evaluation of V DDL -cell assignment
In the dual-V DD scheme, power consumption can be reduced by assigning a large number of V DDL -cells. However, simply assigning V DDL -cells has possibility that a path may violate timing constraint even if the path satisfies it before the replacement. Then, we have defined a critical path of the whole circuit as the maximum delay path, and have replaced V DDH -cells with V DDLcells not to exceed the critical path delay. Here, we show the evaluation of V DDL -cell assignment in Fig. 3 (a) , where the timing constraint is for the single supply voltage. The conventional approach which does not employ the active body-bias control results in V DDL -cell assignment of only 3 ∼ 13% at such low supply voltage as V DDL = 0.5 V. On the other hand, our proposed approach improves up to that of 37 ∼ 51% owing to lowering the threshold voltage by the active body-bias. In addition, even the critical path delay can be shortened since all cells are in the forward body-bias state. As a result, we can replace V DDH -cells with V DDL -cells even on the critical path as long as meeting the timing constraint.
Power saving effect
In order to evaluate the power saving effect, we have compared our proposed approach with the single supply voltage and the conventional dual-V DD scheme. We have calculated the critical path delay and active/standby power consumption including the power of bias-control circuit, where each input has been fixed, on average for 100 random input vectors at 10 MHz based on HSPICE simulation. The results with MCNC benchmark circuits are shown in Fig. 3 (b) .
With respect to the delay, the conventional dual-V DD scheme results in the delay penalty of 3% relative to the single supply voltage due to an increase in wire length besides a lack of V DDL -cell assignment. On the other hand, our approach conceals the delay penalty in spite of area overhead in the cell layout since the active body-bias control shortens the critical path delay quite effectively. Next, we discuss the active power consumption. In the conventional dual-V DD scheme, a severe critical path delay constraint causes extremely lack of V DDL -cell assignment. Thus, the power saving effect is restricted to only 2%. Hence, simply applying the conventional dual-V DD scheme for low voltage operation is considered less effective any more. In our approach, however, reduces 12% of the active power consumption owing to the active body-bias control, where large number of V DDH -cells can be replaced with V DDL -cells.
Finally, we describe the results from the point of the standby power consumption. Even if all transistors are in zero body-bias condition in the conventional dual-V DD scheme, it reduces 5% of the power consumption compared to the single supply voltage due to the lowered standby leakage power in V DDL -cells. Furthermore, our approach achieves the standby power reduction of 21% caused by the following two factors. One is the increase in V DDL -cell assignment, and the other is the higher threshold voltage of pMOSs in V DDL -cells derived from the reverse body-bias.
Therefore, although lowering the supply voltage degrades power saving effect in conventional dual-V DD scheme, applying the active body-bias control to the dual-V DD scheme in order to display the effect to the full enables low power operation even at low supply voltage, where the key idea is the increase in V DDL -cell assignment.
Conclusion
In this paper, the issue of conventional dual-V DD scheme in accordance with lowering supply voltage has been picked up, and we have proposed a novel low power technique employing the active body-bias control on PD-SOI. The conventional approach suffered from the difficulty in assigning the lower supply voltage (V DDL ) since the gate delay increases exponentially as lowered supply voltage. Then, we have tried to improve the V DDL -cell assignment by dynamically lowering the threshold voltage. Simulation results with MCNC benchmark circuits based on HSPICE simulation have shown improvement in both the active and standby power consumption by 12%, and 21%, respectively, while maintaining the operation speed compared to the single supply voltage.
